Introduction
Much attention has been paid to back-gate bias scheme to control threshold voltage (V th ) for dynamic power and performance adjustment. Recently, FDSOI MOSFETs with ultrathin BOX have been reported to achieve V th control with a sufficiently large body effect factor [1] .
Meanwhile, nanowire transistors (NW Tr.) have been intensively studied because of the potential advantage for ultimate scaling. Most of the reported NW Tr. were gate-all-around (GAA) structures, which excluded V th controllability by substrate bias (V sub ). Very recently, ultra thin BOX tri-gate (UTBT) NW Tr. was reported to be the solution for attaining V th controllability by V sub in NW Tr. [2] . It has also been reported that UTBT NW Tr. could reduce the self-heating effects so that it should be the potential device for ultralow-power circuits. However, substrate bias control in UTBT NW Tr. has yet to be fully understood.
In this work, we perform the systematic measurement in terms of the size dependence of V th controllability. Substrate bias effects on subthreshold slope and static noise margin in SRAM circuits are also examined.
Fabrication of UTBT NW Tr.
Tri-gate NW Tr. was fabricated on thin BOX non-doped SOI wafer. The thickness of BOX was 20nm. Gate stacks consist of poly-Si and thermal SiO 2 . In order to reduce the parasitic resistance, source and drain (S/D) were elevated by Si-epi growth with thin sidewall spacer of 10 nm [3] . The key technique for fabricating UTBT NW Tr. was to minimize the BOX etching during active area and gate formation processes. In order to separate S/D and channel regions from substrate, thin BOX has to remain during the Si-epi process. Figs.1 show the schematic and cross-sectional TEM images of UTBT NW Tr. The 10nm-diameter NW Tr. on 20nm-thin BOX substrate was successfully fabricated. Fig.2 shows the I d -V g characteristics with various V sub . Thanks to the ultrathin BOX, V th can be effectively controlled by V sub .
Size dependence of V th controllability
Effects of shrinking BOX thickness (T BOX ), gate length (L g ), NW width (W) and height (H) on V th controllability were studied. V sub dependences of V th with thin and thick BOX are shown in Fig.3 . By reducing the BOX thickness, V th controllability was largely enhanced. Fig.4 shows the gate length (L g ) dependence of body effect factor (γ =ΔV th /ΔV sub ), where γ is usually used as the index of the V th controllability. Contrary to the L g dependence of γ in bulk planar Tr. [4] , γ increases with the decrease of L g . By applying negative V sub , short-channel effect (SCE) can be suppressed leading to small V th roll-off, while positive V sub enlarges V th roll-off (Fig.5) . As a result, ΔV th by ΔV sub becomes larger in short L g leading to the larger γ. Suppression of short channel effects by negative V sub will be also discussed in the next section.
Figs.6 and 7 show W and H dependences of γ, respectively. As W decreases, γ becomes small. In general, γ is related to C B /C G , where 1/C B =1/C NW +1/C BOX +1/C D , and C G , C NW , C BOX , C D are capacitances of gate dielectric, NW body, BOX, and depletion layer in the substrate, respectively [5] . As W decreases, C B decreases rapidly as compared to C G , resulting in γ reduction. This is because C B (that is, C NW , C BOX , and C D ) and C G are roughly proportional to W and W+2H, respectively. However, reduced γ can be recovered by decreasing H due to the decrease of C G .
As a result, 10nm diameter NW Tr. achieves γ larger than 0.06 which is large enough for the V th adjustment.
V sub dependence of subthreshold slope
As mentioned in the previous section, negative V sub can suppress SCE. Figs. 8 and 9 show the L g and W dependences of the subthreshold slope (SS) with different substrate bias voltages (V sub = -2, 0, and 2V). SS increases when L g is scaled, while it decreases when W is scaled, which are the usual characteristics of SCE in NW Tr. In addition, it is notable that SS can be improved by applying negative V sub in all the L g and W range. Negative V sub enhances the electric field in the direction normal to the NW channel surface, which makes the carrier distribution close to the NW channel surface. This improves the gate controllability and suppresses SCE.
In order to examine the relation between SS and γ, SS are plotted against γ with various W shown in Fig.10 . As γ decreases (W decreases) in fixed L g and H, front gate controllability increases leading to smaller SS. By reducing H at the fixed W, however, both front gate and back gate controllability increase, achieving large γ even at small SS
Back-gate bias effects in SRAM
We, furthermore, examined the application of V th control by substrate bias to SRAM Fig. 11 shows the SRAM butterfly curves with different negative V sub which were simulated by Smart Spice. By applying negative V sub , butterfly curves can be modulated to attain larger static noise margin (SNM). Fig. 12 shows the V dd dependence of the SNM with different V sub . As V dd decreases, SNM becomes small. However, V sub of -1V achieves the SNM as large as 120mV even at V dd of 0.7V.
Conclusion
We studied the substrate bias effects in UTBT NW Tr. with respect to the size dependence. As L g increases or W decreases, the V th controllability and SS decrease. On the other hand, both high V th controllability and strong suppression of SCE can be obtained by reducing H. Thanks to V th control and SCE suppression, negative V sub can achieve larger SNM. Therefore, UTBT NW Tr. using back gate bias is a potential for the low power SRAM operation. 
